![]() |
previous | back | home | next |
CACD Group updated 2000.12.08 Author Janez Puhan |
Exclusive OR GateThe circuitAs indicated in the previous case, higher level subcircuits may be set up by using a hierarchy of lower level subcircuits. In this example, an exclusive-or gate is built up with four NAND gates. As a result, a high output appears if only one single input is high. If both inputs are zero or high simultaneously, the output remains at zero. The ability to deliver an output signal with uneven inputs can be utilised for edge detection of binary signals. When both inputs are tied together, the signal in one path is delayed by a resistor and the input gate capacitance. In the vicinity of the input pulse edges, a momentary inequality of the input values occurs, producing an output pulse two times each period.
The input file
The results
|
previous | back | home | next |