A block-matching module for motion compensation is presented. It has been designed for portable H.261-compliant videotelephony applications. The module has digital I/O and adopts analog computation techniques to reduce power consumption below the milliwatt range for QCIF images at 15 frames/s. The area occupied by the computational array is 2.5*2.5 mm$^2$ in double metal, single poly $1.5\mu m$ CMOS technology.
|Microelectronics Group Home Page||Staff|
|Research Activities||Teaching Activity|
|DEIS Home Page||University of Bologna Home Page|